Ram Cas Latency



Ah yes, another article that manages to get a huge number of significant technical details incorrect.

@OP: CAS Latency, or Column Latency, is the number of clock cycles between the DDR SDRAM chip beginning a read command, and the first word of the DDR SDRAM burst being written to the IO bus.