From wikipedia "memory bus is the computer bus which connects the main memory to the memory controller".
But how exactly datastream travels from DRAM memory chip into CPU and back? Where is the place when data from "outside" main memory get into CPU (its L3 cache)?
I don't think data flows through memory controller, memory controller only facilitates this process somehow.
So CPU directly connected to memory bus where data travels back and forth?
But how exactly datastream travels from DRAM memory chip into CPU and back? Where is the place when data from "outside" main memory get into CPU (its L3 cache)?
I don't think data flows through memory controller, memory controller only facilitates this process somehow.
So CPU directly connected to memory bus where data travels back and forth?