Tom's Hardware > Forum > CPU & Components > CPUs > AMD ATTACKS DDR-II LATENCY PROBLEMS

AMD ATTACKS DDR-II LATENCY PROBLEMS

Forum CPU & Components : CPUs - AMD ATTACKS DDR-II LATENCY PROBLEMS

Tom's Hardware: Over 1.4 million members in 6 different countries available to answer all your high-tech questions. Sign up now! Its free!
Word :    Username :           
 

So says the Inquirer:
http://www.theinquirer.net/?article=30513

Quote :

The answer is simple in theory. Add another level of cache, go for a big one and you’re home free. In fact, by creating a larger L3 cache, AMD will have the opportunity to reduce the size of L2 cache and save die space. 64+64 L1, 512KB or 1MB L2 and 2-4MB of L3 are the first things that comes to mind. The cache would of course, keep all two or four cores happy and keep the data flowing.

Sponsored Links
Register or log in to remove.

Quote :

So says the Inquirer:
http://www.theinquirer.net/?article=30513

The answer is simple in theory. Add another level of cache, go for a big one and you’re home free. In fact, by creating a larger L3 cache, AMD will have the opportunity to reduce the size of L2 cache and save die space. 64+64 L1, 512KB or 1MB L2 and 2-4MB of L3 are the first things that comes to mind. The cache would of course, keep all two or four cores happy and keep the data flowing.



Pretty interesting. I found the 256-bit (Quad Channel) Memory Controller to be pretty nice, I figured AMD would go that route. I still can't see why people are comlaining about A64 RAM Latency, there is 4-3-3-8 DDR2-800, and that's damn near close to an Overclocked DDR1 module (minus the 4 CAS of course). What should be interesting is the L3 Cache, will it be Z-RAM or not?

~~Mad Mod Mike, pimpin' the world 1 rig at a time

Reply to MadModMike

Action Man attacks 9-inch for not getting a new keyboard.

Reply to Action_Man

Quote :

So says the Inquirer:
http://www.theinquirer.net/?article=30513

The answer is simple in theory. Add another level of cache, go for a big one and you’re home free. In fact, by creating a larger L3 cache, AMD will have the opportunity to reduce the size of L2 cache and save die space. 64+64 L1, 512KB or 1MB L2 and 2-4MB of L3 are the first things that comes to mind. The cache would of course, keep all two or four cores happy and keep the data flowing.



wow meanwhile P4 xeons have much much more cache and no performance is gained

quad memory controller? intel doesnt even intrgrate it or have something like htt and it rips with conroe

what stops intel adding quad memory controllers and csi and htt? most is coming in ~3 years so when AMD "catches up" it will face another battle

another wasted topic as many stated before!!!!!

as the saying goes "anything you can do i can do better" - AMD vs Intel is always a leap frog and its true.

Reply to apache_lives

Quote :

Action Man attacks 9-inch for not getting a new keyboard.



Your whoring mother will get him one soon. Just be patient. :wink:

Reply to rettihSlluB

Another original call. Troll somewhere else fanboy.

Reply to Action_Man

Man, are you always that laconic? You almost do justice to your sig! :lol:


Cheers!

Reply to joset

How does me being laconic do any justice to my sig?

Reply to Action_Man

Meh. I don't see any performance gains going from DDR to DDR2. You just can't get DDR2 modules under CL3, even high-end Corsair and Crucial. It would take a hella fast RAM clock speed to gain back the speed lost by the higher CL.

Reply to yourmothersanastronaut

Try to equate "slinky" & "laconic": both leave a small track... :lol:


Cheers!

Reply to joset

So? That doesn't do justice to it.

Reply to Action_Man

Nope. Whilst both leave a small track thats the wrong comparison.

Reply to Action_Man

Quote :

Quote:
Action Man attacks 9-inch for not getting a new keyboard.


Your whoring mother will get him one soon. Just be patient.


LOL :lol:

Hey Action: I'm still waiting on my keyboard bundle. :lol: :lol: :lol:

Reply to 9-inch

Now I'm being laconic! :lol:

But the comparison's still valid: it only applies where/when relevant.

And, I said "almost"...

Reply to joset

Tis not valid. We'll just leave it at that.

Reply to Action_Man

...Off toppic...
@ActionMan
There should be sub_forum for keyboards, where you should be moderator, so you will have the right to delete post instead of telling people that they need a new kbd.
You can say something in context about the topic, for a change.

@apache_lives
You should be ignored for your post, but take this as friendly advice, if you don't have something to say about the topic than STFU and don't blame your self with stupid discussions that are not subject for discussion. Read the topic first, than try to understand what is it about and why the author opened it, than read the allready written posts about the subjects and try to be usefull with your own opinion if you have any.
AMD ATTACKS DDR-II LATENCY PROBLEMS
No Intel, Pentium, Intel beeing better than AMD or vice-versa are mentioned in the topic....
You know what, I agree with "another wasted topic as many stated before!!!!!", from the people like you.

I am just wondering when some people will understand that hardware forum is not for wasting time with pointless insulting out-of-context discussions. It is place where people should share their IT knowledge(learning and teaching) and will post intelegent discussions relative to the topics.

Back to the topic now,

Large L3 should improve memory bandwidth, but will not solve the problem. When more is needed and there is no L3 available, the CPU will suffer from the high latency again. If the future K8L have more cores with more processing units, it will need much more data than the dualcore K8 we have today. The need for L3 will go further and further, considering that AMD wants to implement DDR3(its higher latency memory than DDR2). It is unefficient on one hand, and on other is expencive.
Quad channel is not a solution also becouse it will give only theoretical bandwidth and the latencies will be the same. On the other hand it will complicate the building of a system using 4 modules of RAM and the systems will be more expencive(motherboard and more memory modules)
What they have to do is to implement a kind of memory scheduler that will put in sequentional order the memory operations and will reduce the number of memory accesses when they are not needed.

Reply to gOJDO
Tom's Hardware > Forum > CPU & Components > CPUs > AMD ATTACKS DDR-II LATENCY PROBLEMS
Go to:

There are 556 identified and unidentified users. To see the list of identified users, Click here.

Please mind

You are about to answer a thread that has been inactive for more than 6 months.
If you still wish to proceed, please ensure that your posting is original and does not duplicate or overlap any prior responses to this thread.

Add a reply Cancel
Sponsored links
  • Ask the community now
  • Publish
Ad
They won a badge
Join us in greeting them