VBeltrano

Distinguished
Apr 19, 2010
1
0
18,510
Hello,
If a system needs 5 memory cycles to occur within the space of 2 bus cycles running at
1.25GHz, what must the minimum speed of the memory clock be?