Tom's Hardware > Forum > CPU & Components > CPUs > Question about die shrink

Question about die shrink

Forum CPU & Components : CPUs - Question about die shrink

Tom's Hardware: Over 1.4 million members in 6 different countries available to answer all your high-tech questions. Sign up now! Its free!
Word :    Username :           
 

ok recently i heard that intel is going to release a 32nm chip which is going to be used instead of the 45nm, but how does a smaller die effect the speed? and how does a smaller die produce less heat can someone help me out.

Sponsored Links
Register or log in to remove.

First, 32nm is not the die size. It is related, but die size also has to do with the number of transistors. 32nm is the size of a single transistor. Smaller transistors can typically switch faster using less voltage, allowing an identical architecture CPU to run faster with less power. Often though, the manufacturer will make a similar size die on the smaller process, but using more transistors. This allows for more features and more cores while staying in roughly the same power envelope.

------------------------------ Asus P6T deluxe
i7 965 @ 4.2GHz (200*21), 1.384V
12GB Corsair Dominator DDR3-1600 CAS 7
Reply to cjl

o so the 32nm is the transistors size not the cpu die, now that makes sense, shrinking the transistors so they can add more in the same chip.

so smaller transistors use less volts and power which is why 32 run cooler than 45, and they switch faster, which is why a core 2 duo 32 is faster than a core 2 duo 45 clock per clock

is what im saying correct or im not making any sense?

Reply to intelx

Quote :

core 2 duo 32


There are NO C2D/C2Q/i7/i5 32nm CPUs yet.

 
Quote :

so smaller transistors use less volts and power which is why 32 run cooler than 45


Yes.

 
Quote :

they switch faster, which is why a core 2 duo 32 is faster than a core 2 duo 45 clock per cloc


Yes, they switch faster, but architecture (as in Nehalem, Conroe,etc) also changes between the shrinks.


Message edited by Shadow703793 on 09-27-2009 at 05:06:00 PM
------------------------------ http://farm3.static.flickr.com/2617/3815217176_0a5be7955d_o.gif
http://farm4.static.flickr.com/3553/3818083596_1a772f7162_o.gif
Reply to Shadow703793

in the last one about the architecture, your talking about how they moved from p4 netbrust to core 2 then to nahlem right? and how they changed cpu's stages for reading and writing.

so for example the p4 used more stages but with less work per clock, core 2 used less stages with more work per clock and reading in parallel etc.. right?

Reply to intelx

Quote :

in the last one about the architecture, your talking about how they moved from p4 netbrust to core 2 then to nahlem right?


Not only that, but the move from Conroe(65nm) to the Wolfdales(45nm),etc. This is not a massive change, but there is a change.

------------------------------ http://farm3.static.flickr.com/2617/3815217176_0a5be7955d_o.gif
http://farm4.static.flickr.com/3553/3818083596_1a772f7162_o.gif
Reply to Shadow703793

Not to mention new instruction sets!

Reply to amdfangirl

intel goes by tick tock right? tick is when they shrink the transistors size so they can add more in the same chip to gain more performance at lower volts/power, and tock for a new processor microarchitecture that is going from Pentium 4 to Core 2 to Core I serious.

Reply to intelx

Tick Tock = New die shrink, New Arch, New Shrink etc.

Reply to amdfangirl
Tom's Hardware > Forum > CPU & Components > CPUs > Question about die shrink
Go to:

There are 873 identified and unidentified users. To see the list of identified users, Click here.

Sponsored links
  • Ask the community now
  • Publish
Ad
They won a badge
Join us in greeting them