How width of data & address buses affect CPUs performance & complexity
Last response: in CPUs
Could someone explain me please how the width of address and data buses can affect on processor performance and complexity?
Best solution
The bandwidth or maximum theoretical throughput of the front-side bus is determined by the product of the width of its data path, its clock frequency (cycles per second) and the number of data transfers it performs per clock cycle. For example, a 64-bit (8-byte) wide FSB operating at a frequency of 100 MHz that performs 4 transfers per cycle has a bandwidth of 3200 megabytes per second (MB/s):
http://en.wikipedia.org/wiki/Front-side_bus
http://en.wikipedia.org/wiki/Front-side_bus
Related ressources:
- ForumServer hardware- ram data width 4x vs 8x(is there a significant differ
- ForumHow important is memory bus width ?
- ForumMotherboard for 3 dual- width PCIe 3.0 GPUs, and single Core i7 3930K
- ForumBus Width Vs Frequency Vs Memory
- ForumDetermin a CPU's system and address bus width
- ForumHow to combine 2 ADSL lines Internet band width ?
- Forumbit width
- Forumparabolic antenna and beam width
- ForumI7 2700k Processing Data Width 64 bit only?
- ForumHelp - Broadband Width
- Forum[Solved] How important is memory bus width ?
- Forum7950 Crossfire 32 bit bus width
- ForumHow does bus width effect memory chip temperatures?
- ForumCards bus width not the same in Crossfire???
- ForumWay to put 3pin fan to PWM?
- ForumHow to assemble a cpu step by step show me
- ForumHow to find out a CPU is dead
- Forum[Solved] How much can a 600watt rosewill psu handle?
- ForumPerformance of AM3 chip in an AM2+ board
- ForumBD FX and Llano performance leaked
- More resources
!
