How width of data & address buses affect CPUs performance & complexity

Could someone explain me please how the width of address and data buses can affect on processor performance and complexity?
2 answers Last reply Best Answer
More about width data address buses affect cpus performance complexity
  1. Best answer
    The bandwidth or maximum theoretical throughput of the front-side bus is determined by the product of the width of its data path, its clock frequency (cycles per second) and the number of data transfers it performs per clock cycle. For example, a 64-bit (8-byte) wide FSB operating at a frequency of 100 MHz that performs 4 transfers per cycle has a bandwidth of 3200 megabytes per second (MB/s):
  2. Best answer selected by crawling-worm.
Ask a new question

Read More

CPUs Performance Processors