Sign in with
Sign up | Sign in
Your question

How width of data & address buses affect CPUs performance & complexity

Last response: in CPUs
May 6, 2011 1:42:48 AM

Could someone explain me please how the width of address and data buses can affect on processor performance and complexity?

Best solution

a b à CPUs
May 6, 2011 2:48:18 AM

The bandwidth or maximum theoretical throughput of the front-side bus is determined by the product of the width of its data path, its clock frequency (cycles per second) and the number of data transfers it performs per clock cycle. For example, a 64-bit (8-byte) wide FSB operating at a frequency of 100 MHz that performs 4 transfers per cycle has a bandwidth of 3200 megabytes per second (MB/s):
May 12, 2011 11:21:08 PM

Best answer selected by crawling-worm.