Big thing as far as I can tell from the available info from Intel and Jack Lo, Henry Emer and Dean Tullsen they are the formost IMO in the theory of Hyper Threading technologies.
With the issue port inscrease and the completely seperate L1 caches as well as the two rapid execution units to feed those caches there shoud be substancial improvements. Occording to what the whitepapers studies and thesis papers say that substantial increases in hyper threading operations are expected from these improvements.
As far as I am concerned this is extremely exciteing technology. With talk that Nocona will be able to do 4 threads instead of two makes it even more exciteing. The Prescott will soar thats for damned sure. By how much over the Northwood is still yet to be seen but I easily see 20%+ accross the board. But thats only my opinion based on my own observations on how the P7 reacts to cache size increases, issue ports, FSB speeds, and register adjustments.
-Jeremy
<A HREF="http://service.futuremark.com/compare?2k1=6940439" target="_new">Busting Sh@t Up!!!</A>
<A HREF="http://service.futuremark.com/compare?2k3=1228088" target="_new">Busting More Sh@t Up!!!</A>
<P ID="edit"><FONT SIZE=-1><EM>Edited by spud on 09/10/03 11:29 AM.</EM></FONT></P>