rcj187

Distinguished
Mar 20, 2002
574
0
18,980
whats the difference between a 1.6ghz duron and an xp1900? are they essentially the same or is there less cache on the new durons?
 

pIII_Man

Splendid
Mar 19, 2003
3,815
0
22,780
exactly the same, just less cache.

There is a way to get full cache as they use tbred cores but the cpu does not always run stable.


If it isn't a P6 then it isn't a procesor
110% BX fanboy
 

phsstpok

Splendid
Dec 31, 2007
5,600
1
25,780
128KB (kilobytes that is) of L1 cache and 64 KB of L2 cache, just like all the earlier core Durons.

They are said to be rebadged Tbreds (don't know whether A or B) with 192 KB of L2 cache disabled.


<b>56K, slow and steady does not win the race on internet!</b><P ID="edit"><FONT SIZE=-1><EM>Edited by phsstpok on 09/30/03 02:20 PM.</EM></FONT></P>
 

pIII_Man

Splendid
Mar 19, 2003
3,815
0
22,780
DAMN, that sux. If they had 128mb of L2 then it would be a viable solution, but...even for the k7 that is not enough.

Sorry for the mistake i was uninformed.


If it isn't a P6 then it isn't a procesor
110% BX fanboy
 

phsstpok

Splendid
Dec 31, 2007
5,600
1
25,780
Waiting for these stories to be proved true but the same people who discovered the Radeon 9500 --> 9700 hack claim that the Duron Applebred can be hacked from 64 KB to 256 KB L2 Cache since the cache is simply disabled.

Here's a link (Russian Site).

<A HREF="http://www.overclockers.ru/news/search.shtml?keyword=duron&category=2&x=34&y=12" target="_new">http://www.overclockers.ru/news/search.shtml?keyword=duron&category=2&x=34&y=12</A>

I originally thought they did the "U" trick on the final L2 bridge but it looks like they are connecting the L2 and L9 bridges. No I guess the article says it's the L2 bridge. How did they solder those two points?

I was waiting for someone else to try it. (I was also waiting for Applebred to show up in the USA. LOL!).

<b>56K, slow and steady does not win the race on internet!</b>