Does anyone know what process the Palomino is going to be manufactured on? I thought it was supposed to be 0.15u, but some other people say that it'll still be the 0.18u, like the current Thunderbirds. Dresden is ready for the 0.15u manufacturing process AFAIK.
Yes, Palomino is at .18 micron, but with silicon on insulator technology, which is a better manufacturing process than current .18 micron. AMD will not use .15 micron technology, but will do .13 micron later. I think it is Via with their Cyrix III processor that will be using a .13/.15 micron hybrid process (or is it .15/.18??).
"We put the <i>fun</i> back into fundamentalist dogma!"
Sorry, but AMD is not using SOI until they move to .13 micron. Perhaps you have SOI confused with the rumors of AMD using isotopically pure silicon for Palomino which is not the same thing.
Here's a page that discusses HiP7, AMD and Mots process that uses SOI:
<A HREF="http://www.chip-architect.com/news/2000_11_25_AMD_process_tech.html" target="_new">http://www.chip-architect.com/news/2000_11_25_AMD_process_tech.html</A>
<P ID="edit"><FONT SIZE=-1><EM>Edited by Connie on 03/23/01 00:58 AM.</EM></FONT></P>
Nikko and Connie are correct, the Palomino will be 0.18 micron. AMD will skip the 0.15 micron, and go straight to 0.13 micron with the Clawhammer and Thoroughbred in Q1 2002.
You are about to answer a thread that has been inactive for more than 6 months. If you still wish to proceed, please ensure that your posting is original and does not duplicate or overlap any prior responses to this thread.