Reply to this thread
Forum question
Started by sharanbr | | 16 answers
Hello All,
Can anyone give me pointers as to where I can find some good block diagram or Architecture for Xeon processor. Mainly I am a little confused with the number of root complex ports in the system (not just processor but full system), how these root complex ports are used, interface from processor to chipset, chipset to south bridge, concept of PCH etc.
If someone can help me with some pointers, I would be very thankful
Can anyone give me pointers as to where I can find some good block diagram or Architecture for Xeon processor. Mainly I am a little confused with the number of root complex ports in the system (not just processor but full system), how these root complex ports are used, interface from processor to chipset, chipset to south bridge, concept of PCH etc.
If someone can help me with some pointers, I would be very thankful
sharanbr said:
Hello All,Sorry to open this thread once again. A few more questions ...
Is there a difference between IO controller hub and platform controller hub.
BTW, what exactly is the purpoe of IO Hub?
South Bridge, IO Controller Hub, and Platform Controller Hub are three different names for the same thing. PCH is a newer term that has come into use now that the North Bridge has been more or less completely integrated into the CPU package.
sharanbr
October 17, 2014 10:03:41 AM
sharanbr said:
Dear AdmiralDonut,Thank you very much. This is very comprehensive.
Dear AdmiralDonut, Pinhedd,
I have a few questions mainly to clear out some basic doubts I have regarding uses of various interfaces,
1. PCIe Gen3 ports avilable on processor - can you let me know a couple of examples the type of application this is used for?
Somewhere I remember seeing graphics processor but is it not that now the processors integrate graphics IP within CPU itself?
2. Are both DMI and FDI used simultaneously by the PCH chipset?
This is the way it is shown in one of the figures.
1. On desktops, these are most commonly used for discrete graphics cards. On servers they are used for storage controllers, storage devices, coprocessors, etc... Anything that can be attached to the PCIe 3.0 lanes on the CPU can also be attached to the PCIe 2.0 lanes on the PCH. The benefit of attaching them to the CPU is a shorter path to the system memory which is helpful for bandwidth hungry devices such as graphics cards.
2. If the CPU has an IGP, the chipset is connected via both DMI and FDI at the same time. The DMI connection is a proprietary implementation of PCIe, and FDI is a proprietary implementation of DisplayPort.
sharanbr
October 6, 2014 12:50:12 AM
Dear AdmiralDonut,
Thank you very much. This is very comprehensive.
Dear AdmiralDonut, Pinhedd,
I have a few questions mainly to clear out some basic doubts I have regarding uses of various interfaces,
1. PCIe Gen3 ports avilable on processor - can you let me know a couple of examples the type of application this is used for?
Somewhere I remember seeing graphics processor but is it not that now the processors integrate graphics IP within CPU itself?
2. Are both DMI and FDI used simultaneously by the PCH chipset?
This is the way it is shown in one of the figures.
Thank you very much. This is very comprehensive.
Dear AdmiralDonut, Pinhedd,
I have a few questions mainly to clear out some basic doubts I have regarding uses of various interfaces,
1. PCIe Gen3 ports avilable on processor - can you let me know a couple of examples the type of application this is used for?
Somewhere I remember seeing graphics processor but is it not that now the processors integrate graphics IP within CPU itself?
2. Are both DMI and FDI used simultaneously by the PCH chipset?
This is the way it is shown in one of the figures.
sharanbr said:
Dear Admiraldonut,
Is there a similar figure for desktop processor series (not Xeon class processors)?
This might be better actually:
http://www.intel.com/content/www/us/en/search.html?keyw...
A list of block diagrams for everything
sharanbr said:
Dear Admiraldonut,
Is there a similar figure for desktop processor series (not Xeon class processors)?
Do you mean like this?
http://www.intel.com/content/www/us/en/intelligent-syst...
sharanbr
October 5, 2014 8:38:12 AM
Dear Admiraldonut,
Is there a similar figure for desktop processor series (not Xeon class processors)?
sharanbr
October 3, 2014 2:06:16 AM
sharanbr said:
Hello All,Can anyone give me pointers as to where I can find some good block diagram or Architecture for Xeon processor. Mainly I am a little confused with the number of root complex ports in the system (not just processor but full system), how these root complex ports are used, interface from processor to chipset, chipset to south bridge, concept of PCH etc.
If someone can help me with some pointers, I would be very thankful
Have you seen this? http://www.intel.com/content/www/us/en/intelligent-syst...
See all answers