First credible leak of an AMD Zen 6 processor pops up on Geekbench — ten-core CPU seems to have 32MB of L3 cache

A high-detail render of an AMD Ryzen AI processor.
(Image credit: AMD)

CPU leaks are a dime a dozen, and if we reported on every one, we'd report on nothing else. This latest one from the ever-watchful BenchLeaks bot is pretty notable, though, because it appears to be an early leak for an AMD Zen 6-based "Medusa Point" processor. That'll be part of the next-generation mobile family; seemingly, it's a 28W ten-core CPU meant for laptops.

Latest Videos FromTom's Hardware
TOPICS
Zak Killian
Contributor

Zak is a freelance contributor to Tom's Hardware with decades of PC benchmarking experience who has also written for HotHardware and The Tech Report. A modern-day Renaissance man, he may not be an expert on anything, but he knows just a little about nearly everything.

  • usertests
    Moreover, it's listed as running in an "AMD Plum-MDS1" system. "Plum" has previously been linked to the FP10 socket for next-generation AMD mobile parts, while "MDS1" is fairly evocative of "Medusa". Leakers have previously indicated that "MDS1" and "MDS2" would refer to the big and little Medusa Point processors, similar to Strix Point and Krackan Point.
    Though curiously, the NBD listing describes 1713 as "4C4D", which would seem to imply that the chips have four Zen 6 cores and four Zen 6C dense cores. It's possible that AMD is taking a page from Intel's book with its next-generation parts and including a pair of low-power CPU cores in the processor I/O die; we have seen it leaked that Medusa Point will be a chiplet design, unlike Strix and Gorgon.

    K0B08iCFgkk:474
    The leak aligns exactly with MLID's Medusa Point leak from months ago.

    MDS1 = 4-core Zen 6 + 4-core Zen 6c + 2-core Zen 6 LP (+ an optional 12-core Zen 6 desktop chiplet)

    So there's your 10 cores found by Geekbench, but with a document ignoring the LP cores and calling it "4C4D".

    The completely new detail is 32 MiB of L3 cache for this product, if it's correct. Presumably that's unified, and would be far superior to Strix Point's 16 MiB + 8 MiB, or Krackan's 16 MiB.

    However, Medusa Point is described as a sort-of Krackan successor that takes a step back on graphics (only 8 CUs) and a step forward on CPU performance, by allowing an optional 12-core chiplet to be attached. A decent baseline that can also become a good choice for overspec'd gaming laptops.
    Reply
  • KraakBal
    Yeah something is off, expecting 40mb L3 with 10 cores, but that for desktop ccds. So above comment makes sense.
    Reply
  • usertests
    KraakBal said:
    Yeah something is off, expecting 40mb L3 with 10 cores, but that for desktop ccds. So above comment makes sense.
    Zen 6 desktop CCDs will have 12 cores and 48 MiB. A 10-core desktop CPU should continue to have 48 MiB, like how a 9600X has 32 MiB (Intel tends to disable L3 cache down the stack, AMD doesn't bother except for some ultra-low end SKUs).

    Medusa Point could have 4x Zen 6 + 4x Zen 6c using 32 MiB, along with optional 12x Zen 6 using 48 MiB.

    Geekbench could be detecting L3 cache for an unreleased product wrong, but maybe that happens more often with multiple CCXs, idk. Also, I think it's possible that Zen 6 LP cores are on their own CCX and not using the big L3 cache, and either have their own dedicated L3 cache or none at all.
    Reply