Optimizing the timing parameters will speed up the processes involved in accessing RAM. The memory controller first determines the row address of the storage cell it intends to address. The column address is communicated once the time tRCD has transpired. The time tCL then passes while the data is transferred to the output register. The process can start all over again after waiting tRAS plus tRP .
Stay On the Cutting Edge: Get the Tom's Hardware Newsletter
Get Tom's Hardware's best news and in-depth reviews, straight to your inbox.