Cadence Design Systems and the Taiwan Semiconductor Manufacturing Company (TSMC) have entered into an ongoing multi-year agreement to develop the design infrastructure for 16 nm FinFET technology with a specific focus on "advanced node designs for mobile, networking, servers and FPGA applications." This deep collaborative effort is intended to effectively address the design challenges specific to this type of technology and hopes to deliver the requisite infrastructure for ultra low-power, high-performance processors.
"The FinFET device requires greater accuracy, from analysis through signoff, and that is why TSMC is teaming with Cadence on this project," said Suk Lee, TSMC Senior Director, Design Infrastructure Marketing Division. "This collaboration will enable designers to use the new process technology with confidence earlier than ever before, allowing our mutual customers to meet their power, performance and time-to-market goals."
"Producing the design infrastructure necessary for these types of complex, groundbreaking processes requires close collaboration between foundries and EDA technology innovators," said Chi-Ping Hsu, senior vice president, Silicon Realization Group at Cadence. "In joining with TSMC, a leader in FinFET technology, Cadence brings unique technology innovations and expertise that will provide designers with the FinFET design capabilities they need to bring high-performance, power-efficient products to market."