IDF Spring 2006: Will Intel's Core Architecture Close the Technology Gap?
Memory Disambiguation
Many times, load instructions have to wait until other instructions are executed, although they have nothing to do with them. The memory disambiguation predictor selects memory loads that are independent from prior write operations in order to execute them ahead of the scheduled point of time (see image). Again, this is a way of making sure that the processor pipeline is provided with data as efficiently as possible, and it masks memory latencies at the same time.
Get Tom's Hardware's best news and in-depth reviews, straight to your inbox.
Current page: Memory Disambiguation
Prev Page Smart Memory Access Next Page Intelligent Power Capability
Patrick Schmid was the editor-in-chief for Tom's Hardware from 2005 to 2006. He wrote numerous articles on a wide range of hardware topics, including storage, CPUs, and system builds.