Best offers
Exclusive Interview: Nvidia's Ian Buck Talks GPGPU
With Snow Leopard and Windows 7 both offering GPGPU capabilities, we wanted to talk to Nvidia's Ian Buck. Not only is he one of the fathers of Brook, the programming language ultimately adopted by AMD/ATI, but the head of Nvidia's CUDA group as well. Read More
-
Beamforming: The Best WiFi You’ve Never Seen
Forget 802.11n Draft 2.0. The future of video-capable WiFi depends on a signal-boosting technique called beamforming. We put the pioneers in this frontier through some real-world testing to find out which technology is going to change the wireless world. Read More
-
Exclusive Interview: Going Three Levels Beyond Kernel Rootkits
Today we have the pleasure of chatting with Joanna Rutkowska, one of the top computing security innovators in the world. She is the founder and CEO of Invisible Things Lab (ITL), a boutique computer security consulting and research firm. Read More
Partners
The Games selection
violent :
More Mindless Violence
Basic shooting game, but still so powerful! Use the mouse to take aim and shoot at the little beasties before they get to you. Use Space to reload....
|
crazy :
Xiao Xiao 7
A great fight scene from the animation movies Xiao Xiao.
|
Sponsored links
SystemC 2.1 to speed up design of SoCs, IEEE believes
Next newsThe IEEE today announced that it has ratified the SystemC 2.1 language for system-level chip design which the organization believes will accelerate system-on-chip (SoC) design processes. Officially called IEEE 1666, the description of SystemC 2.1 addresses the increasing complexity of system-on-chip (SoC) design at the systems level. "It lets engineers architect entire systems from the start, which speeds design, and allows for the sharing and reuse of intellectual property," the IEEE said.
"As we approach chip features at 65 nm or less, the need for high-level design that addresses both hardware and software together is a driving force in realizing complex SoCs," said Victor Berman, chair of the P1666 Working Group at IEEE and director of Language Standards at Cadence Design Systems. "The sheer complexity of today's SoCs and the significant rise in the demand for IP reuse has made the move to high-level system design a necessity."
Source : Tom's Hardware US