More details emerge about how Intel now earns more revenue from each wafer by looking to the edges — analyst reports say reduced yield variability across each wafer leads to more sellable CPUs

Intel silicon spin qubit progress
(Image credit: Intel)

One of the highlights of Intel's first-quarter earnings report last week was improved sales of its client and data center processors as a result of improved output and yield, as well as high demand. Last week, industry analyst Ben Bajarin said the company was now selling what would normally be 'scrap' or 'low-expectation' CPUs, which helped boost margins. We followed up with industry veteran Dan Hutcheson for more details, and he notes that some of the company's recent yield gains are less about breakthrough inventions and more about disciplined execution improvements under its new manufacturing leadership.

Dan Hutcheson, vice chair of TechInsights, told Tom's Hardware that while techniques like binning and statistical process control (SPC) have been standard practice at Intel for about 40 years, recently — starting from around late 2024 when Naga Chandrasekaran, the current head of Intel Foundry, joined the company — Intel focused on tightening yield distribution across the wafer by reducing edge-related variability.

Latest Videos From

"When it comes to manufacturing, it takes a year or two to make these kind of dramatic changes," Hutcheson told Tom's Hardware. "There’s just nothing new here. Intel has binned lots since the 1980s. Yield distributions are always heteroscedastic from the center to the edge of the wafer. Actually, one of the things Naga Chandrasekaran's yield management efforts have changed is to narrow the spread to the edge of the wafer. Hence, they are getting more revenue-per-wafer for little cost. The beauty of it is that the improvements are node independent."

Google Preferred Source

Follow Tom's Hardware on Google News, or add us as a preferred source, to get our latest news, analysis, & reviews in your feeds.

Anton Shilov
Contributing Writer

Anton Shilov is a contributing writer at Tom’s Hardware. Over the past couple of decades, he has covered everything from CPUs and GPUs to supercomputers and from modern process technologies and latest fab tools to high-tech industry trends.

  • Findecanor
    When I first read "edge", I thought they meant better utilisation for packing rectangular chips on a circular wafer, so that the edges of the wafer aren't wasted.

    Or is there a specific reason why chips have to be laid out in grids?
    Reply
  • BillM12
    Findecanor said:
    When I first read "edge", I thought they meant better utilisation for packing rectangular chips on a circular wafer, so that the edges of the wafer aren't wasted.

    Or is there a specific reason why chips have to be laid out in grids?
    In order to scribe and break a wafer into individual die, the wafer is laid out with common scribelanes in both directions. The scribe saw cuts across entire wafer in a straight line: but not through the entire wafer. To finish the cut, the wafer is gently shook to break it up

    So in effect, the wafer looks like straight roads that define rectangular "city blocks".

    The edge will lose die for several reasons: partial/incomplete die images, variable processing, etc.

    Any good processing will try to "center" and tighten the process window to optimize yields: this helps improve an entire wafer's yield as well improve performance. I'm shocked Intel had lost this basic silicon mfg discipline.
    Reply
  • evermorex76
    BillM12 said:
    I'm shocked Intel had lost this basic silicon mfg discipline.
    I was going to say this makes it sound like they weren't bothering to try to improve yields past a certain point until they got desperate. I suppose efforts to do that had diminishing returns until the possibility of higher profits came into play, but they really make it sound like the new guy is doing something revolutionary by even trying, not just implementing new methods to go further.
    Reply
  • TerryLaze
    evermorex76 said:
    I was going to say this makes it sound like they weren't bothering to try to improve yields past a certain point until they got desperate.
    Desperate for what?!?
    This is about demand being so high that it makes this profitable, and/or ,this is about customers being so desperate that they buy anything.
    This article is still not at all clear about which one is happening.

    Intel doesn't need to be desperate to want to maximize profits, that's what they always try to do.
    Actually the better they do the better their ability to maximize profits.
    Reply
  • pjmelect
    Admin said:
    When I first read "edge", I thought they meant better utilisation for packing rectangular chips on a circular wafer, so that the edges of the wafer aren't wasted.
    I have often thought about this, why can’t the manufacturers make other smaller chips at the edges of the wafer so as to use more of the silicon?
    Reply
  • duffer9999
    pjmelect said:
    I have often thought about this, why can’t the manufacturers make other smaller chips at the edges of the wafer so as to use more of the silicon?
    A lot has changed since i worked in intel's fab11 from 1995-2000 we used an 8" wafer and made pentiums. Just guessing , but it may come down to the reticle in photolithography They are expensive and at the time contained about 4 dies at a time. If you added the extra chip on the die, it would be throughout the wafer, not just the edge. Im guessing, But it may be why. Plus there's a certain amount of steps (some over 300) that determine what gets applied, or removed at each step. Highly unlikely its the same for 2 different chips.
    Reply
  • hwertz
    I mean, other than people wanting to overclock (or run highest boost all core boost clock if they're not actually overclocking), I think a lot of people would have been perfectly happy to buy low bin chips. Nice that they've stopped just throwing them out.
    Reply