Cerebras files for IPO — company remains unprofitable despite 20x revenue growth

Cerebras Andromeda
(Image credit: Cerebras)

Cerebras, the supplier of wafer-scale AI processors, has filed for an IPO for the second time after it cancelled such plans due to its ties with G42, an Abu Dhabi-based AI company backed by sovereign wealth fund Mubadala, last year. Financial results disclosed as part of the filing reveal that Cerebras appears to be one of the fastest-growing AI hardware companies right now. However, 86% of its revenue comes from two customers, and the company is bleeding money.

Cerebras positions itself as an AI infrastructure company, not just a maker of AI accelerators. Indeed, Cerebras designs a full stack: wafer-scale engine (WSE, literally a full silicon wafer turned into one processor), systems, and software, delivered as rack-scale systems. While Nvidia sells everything from AI GPUs to fully built rack-scale solutions, Cerebras only sells systems. Because WSE packs around 900,000 compute cores, 44 GB of on-chip SRAM, and 21 PB/s of on-chip bandwidth, its architecture by definition avoids an inter-chip communication bottleneck. Essentially, Cerebras trades system complexity for silicon complexity. There is a major weakness: wafer-scale chips are notoriously hard to yield, though WSE features plenty of redundant cores and memory cells to maximize yields.

Article continues below

Google Preferred Source

Follow Tom's Hardware on Google News, or add us as a preferred source, to get our latest news, analysis, & reviews in your feeds.

TOPICS
Anton Shilov
Contributing Writer

Anton Shilov is a contributing writer at Tom’s Hardware. Over the past couple of decades, he has covered everything from CPUs and GPUs to supercomputers and from modern process technologies and latest fab tools to high-tech industry trends.

  • bit_user
    The article said:
    There is a major weakness: wafer-scale chips are notoriously hard to yield,
    That's not what they said in an interview I recall reading on Anandtech. They said defects were so low that the WSE (I forget if it was 1st or 2nd gen) actually didn't need most of the redundancy they built into it.

    I'm sort of hoping they do alright. I had a lot of respect for their bold approach and how well they seemed to execute it. I also liked the fact that they weren't just trying to copy-cat Nvidia, but had a fundamentally different approach that looked like it could actually beat Nvidia.

    I get the impression that their dataflow-oriented architecture isn't great for transformers, where all parts of the model don't necessarily get applied for every inference. On the flip side, dataflow is generally good for low-latency inferencing, especially if you can fit the entire model on-die.
    Reply
  • usertests
    This is an approach that could really benefit from rectangular wafers: https://www.tomshardware.com/tech-industry/tsmc-explores-using-510x515-mm-rectangular-silicon-wafers-tripling-the-usable-area-of-current-300mm-diameter-tech
    Reply