The Chipset Guide

Features
By published

SiS 5591/92 AGP Chipset - 66/75/83 MHz Front Side Bus

  • Support Host bus and memory bus frequency up to 83.3 MHz.
  • Meet PC97 Requirements
  • Integrated Second Level ( L2 ) Cache Controller
  • Write Back Cache ModesSupport WBINVD flush L2 Cache for AGPIntegrated 32K bits Dirty RAM32 kbit Invalid RAMSupport Pipelined Burst SRAMSupport 256k/512k/1M Cache Sizes
  • Integrated DRAM Controller
  • Support 6 RAS Lines for FPM/EDO/SDRAM DIMMs/SIMMsSupport 2 MBytes to 768 MBytes of main memorySupport 256k/512K/1M/2M/4M/8M/16M/32M x N FPM/EDO/SDRAM/DRAMSupport 3.3V or 5V DRAMSupport FPM DRAM 5/6-3-3-3(-3-3-3-3) Burst Read CyclesSupport EDO DRAM 5/6-2-2-2(-2-2-2-2) Burst Read CyclesSupport SDRAM 5/6/7/8-1-1-1(-2-1-1-1) Burst Read CyclesSupport X-1-1-1/X-2-2-2/X-3-3-3 Burst Write CyclesSupport 8 Qword Deep Buffer for Read/Write Recordering, Dword Merging and 3-1-1-1 Post write Cycles
  • Provides High Performance PCI Arbiter
  • Support up to 5 external PCI MastersSupport Concurrency between CPU/L2 and AGP/MemorySupport Concurrency between CPU to Memory and PCI to PCI
  • Integrated Host-to-PCI Bridge
  • Support Asynchronous and Synchronous PCI ClockSupport IDE Posted WriteSupport Pipelined Process in CPU-to-PCI AccessSupport Advance Snooping for PCI Master Bursting
  • Integrated A.G.P Compliant Target/66 MHz Host-to-PCI Bridge
  • Programmable counters to Ensure Guaranteed Minimum access time for low priority request, CPU to AGP and AGP Master transactions.Support Pipelined Process in CPU-to-A.G.P. AccessSupport Advance Snooping for A.G.P Master initiate system memory accesses with PCI cycles.Support 8 Way, 16 Entries GRLT(Graphics Remapping Lookaside Table) to enhance A.G.P. Read/Write PerformanceSupport PCI-to-PCI bridge function for memory write from 33 MHz PCI bus to A.G.P bus
  • Integrate Posted Write Buffers and Read Prefresh Buffers to Increase System Performance
  • CPU-to-Memory Posted Write Buffer (CTMFF) with 8 QW DeepCPU-to-Memory Read Buffer with 4 QW DeepCPU-to-PCI Posted Write Buffer(CTPFF) with 8 QW DeepPCI-to-Memory Posted Write Buffer(CTPFF) with 8 QW DeepPCI-to-Memory Read Prefresh Buffer(CTPFF) with 8 QW DeepCPU-to-PCI66 Posted Write Buffer(CTAFF) with 8 QW DeepPCI66-to-Memory Posted Write Buffer(CTAFF) with 8 QW DeepRequest queue with the depth of 32High/low priority write queue with 64 QW DeepHigh/low priority read return queue with 64 QW DeepEmbeded KBC/RTC/USBEmbeded Data Acquisition Logic
  • Support Common Architecture
  • Support Ultra DMA 33
  • Support Keyboard Power On System Function
  • Support I2C Serial Bus
  • Support 2 MB Flash ROM Interface
  • 5591 : 533 Balls BGA Package and 0.35um 3.3V Technology
  • 5595 : 208 PQFP Package and 0.5 um 5V Technology